

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
9	0001102890	ENGINEERING RELEASED	2011-04-07

J40I MLB

Thu Apr 7 18:48:24 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	J40I	11/23/2010
2	2	System Block Diagram	REFERENCE_MLB	11/23/2010
3	3	Power Block Diagram	REFERENCE_MLB	11/23/2010
4	4	COMMON PARTS TABLE	REFERENCE_MLB	11/23/2010
5	5	Revision History	REFERENCE_MLB	11/23/2010
6	6	POWER CONN / FLOW	REFERENCE_MLB	11/23/2010
7	7	POWER FLOW CONT.	REFERENCE_MLB	11/23/2010
8	8	SPECIFIC ALIASES, TABLES	J40S	12/30/2010
9	9	MECHANICAL, GROUND VIAS	REFERENCE_MLB	11/23/2010
10	10	CPU DMI/PEG/FDI/RSVD	J40I	11/23/2010
11	11	CPU CLOCK/MISC/JTAG	J40I	11/23/2010
12	12	CPU DDR3 INTERFACES	J40I	11/23/2010
13	13	CPU POWER	J40I	11/23/2010
14	14	CPU GROUNDS	J40I	11/23/2010
15	16	CPU DECOUPLING-I	J40I	11/23/2010
16	17	CPU DECOUPLING-II	J40I	11/23/2010
17	18	PCH SATA/PCIE/CLK/LPC/SPI	REFERENCE_MLB	11/23/2010
18	19	PCH DMI/FDI/GRAPHICS	REFERENCE_MLB	11/23/2010
19	20	PCH PCI/FLASHCACHE/USB	REFERENCE_MLB	11/23/2010
20	21	PCH MISC	REFERENCE_MLB	12/07/2010
21	22	PCH POWER	REFERENCE_MLB	11/23/2010
22	23	PCH GROUNDS	REFERENCE_MLB	11/23/2010
23	24	PCH DECOUPLING	REFERENCE_MLB	11/23/2010
24	25	CPU & PCH XDP	REFERENCE_MLB	11/30/2010
25	26	USB HUBS	REFERENCE_MLB	11/23/2010
26	27	CLOCKS, CRYSTALS	J40S	11/23/2010
27	28	RTC SUPPORT, RESETS	REFERENCE_MLB	11/30/2010
28	29	CPU Memory S3 Support	REFERENCE_MLB	11/23/2010
29	30	SO-DIMM Pinswaps	REFERENCE_MLB	11/23/2010
30	31	DDR3 SO-DIMM Connector A-1	REFERENCE_MLB	11/23/2010
31	32	DDR3 SO-DIMM Connector A-2	REFERENCE_MLB	12/01/2010
32	33	DDR3 Support	REFERENCE_MLB	11/23/2010
33	34	FSB/DDR3/FRAMEBUF Vref Margining	REFERENCE_MLB	11/23/2010
34	35	SD CARD READER	REFERENCE_MLB	12/03/2010
35	36	WIRELESS,BT CONNECTOR	REFERENCE_MLB	11/23/2010
36	38	ETHERNET CONNECTOR	REFERENCE_MLB	11/23/2010
37	39	ETHERNET PHY (CAESAR IV)	REFERENCE_MLB	11/23/2010
38	40	ETHERNET SUPPORT	REFERENCE_MLB	11/30/2010
39	41	FW LLC/PHY (XIO2211B)	REFERENCE_MLB	11/23/2010
40	42	FW: 1394B MISC	REFERENCE_MLB	11/23/2010


PDF	CSA	CONTENTS	SYNC MASTER	DATE
41	43	FIREWIRE CONNECTOR	REFERENCE_MLB	11/23/2010
42	44	HDD SATA CONNECTORS	REFERENCE_MLB	11/23/2010
43	46	USB EXTERNAL CONNECTORS	REFERENCE_MLB	11/30/2010
44	47	IR CONTROLLER	REFERENCE_MLB	11/23/2010
45	48	IR/LED, PWR BTTN	REFERENCE_MLB	11/23/2010
46	49	SMC	REFERENCE_MLB	11/23/2010
47	50	SMC Support	REFERENCE_MLB	11/23/2010
48	51	LPC+ Debug Connector	REFERENCE_MLB	11/23/2010
49	52	SMBus Connections	J40S	11/23/2010
50	53	Voltage & Load Side Current Sensing	REFERENCE_MLB	11/23/2010
51	54	High Side Current Sensing	REFERENCE_MLB	11/23/2010
52	55	THERMAL SENSORS	J40S	11/23/2010
53	56	AUDIO:CODEC	REFERENCE_MLB	11/23/2010
54	57	AUDIO:LINE-IN	REFERENCE_MLB	11/23/2010
55	58	AUDIO:HEADPHONE AMP	REFERENCE_MLB	11/23/2010
56	59	AUDIO:SPEAKER AMP	REFERENCE_MLB	11/23/2010
57	60	AUDIO:JACKS	REFERENCE_MLB	11/23/2010
58	61	AUDIO:JACK TRANSLATORS	REFERENCE_MLB	11/23/2010
59	64	SPI BOOT ROM	REFERENCE_MLB	11/23/2010
60	65	Fan Control Circuit	REFERENCE_MLB	11/23/2010
61	67	Power FETs	REFERENCE_MLB	12/13/2010
62	68	Power Control 1/ENABLE	REFERENCE_MLB	11/23/2010
63	69	POWER CONTROL CONT.	REFERENCE_MLB	11/23/2010
64	71	VR - SYSTEM AGENT SUPPLY	REFERENCE_MLB	11/23/2010
65	72	VR - 3.3V S5 AND 5V S4	REFERENCE_MLB	11/23/2010
66	73	DDR 1.5V VR	REFERENCE_MLB	11/23/2010
67	74	VR - CPU VCORE & GPU CONTROLLER	J40I	11/23/2010
68	75	VR - CPU VCORE OUTPUT PHASES	J40I	11/23/2010
69	76	VR - GPU	J40S	12/15/2010
70	77	VR - 1.05V S0	J40I	12/02/2010
71	78	VR - MISC	REFERENCE_MLB	11/23/2010
72	79	PSU CONNECTOR, MISC CAPS	REFERENCE_MLB	11/23/2010
73	80	NO GPU GLUE	REFERENCE_MLB	11/23/2010
74	90	T29 Host (1 of 2)	J40S	12/01/2010
75	91	T29 Host (2 of 2)	J40S	11/23/2010
76	92	T29 Power Support	J40S	11/23/2010
77	93	DisplayPort/T29 A MUXing	J40S	11/23/2010
78	94	DisplayPort/T29 A Connector	J40S	12/01/2010
79	97	HDMI SHIFTER	REFERENCE_MLB	11/23/2010
80	98	HDMI CONNECTOR	REFERENCE_MLB	11/23/2010


PDF	CSA	CONTENTS	SYNC MASTER	DATE
81	100	CPU Constraints	REFERENCE_MLB	11/23/2010
82	101	Memory Constraints	REFERENCE_MLB	11/23/2010
83	102	PCH Constraints 1	REFERENCE_MLB	11/23/2010
84	103	PCH Constraints 2	REFERENCE_MLB	11/23/2010
85	104	Ethernet/FW Constraints	REFERENCE_MLB	11/23/2010
86	105	T29 Constraints	REFERENCE_MLB	11/23/2010
87	106	SMC Constraints	REFERENCE_MLB	11/23/2010
88	107	GPU (Whistler) CONSTRAINTS	REFERENCE_MLB	11/23/2010
89	108	Project Specific Constraints	REFERENCE_MLB	11/23/2010
90	109	PCB Rule Definitions	REFERENCE_MLB	11/23/2010
91	120	FUNCTIONAL / ICT TEST PROPERTIES	REFERENCE_MLB	11/23/2010
92	500	LAST SCHEMATIC PAGE		
93	501	Cross Reference Page		
94	502	Cross Reference Page		
95	503	Cross Reference Page		
96	504	Cross Reference Page		
97	505	Cross Reference Page		
98	506	Cross Reference Page		
99	507	Cross Reference Page		
100	508	Cross Reference Page		
101	509	Cross Reference Page		
102	510	Cross Reference Page		
103	511	Cross Reference Page		
104	512	Cross Reference Page		


DOCUMENTS / BOARDS / ASSEMBLIES


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8768	1	SCHEM,MLBI,J40I	SCH		
820-2993	1	PCBF,MLBI,J40I	MLB		
639-1558		PCBA,MLBI,J40I			
085-2372	1	DEV LIST,MLBI,J40I	DEV1		DEVELOPMENT_LIST


DRAWING
TITLE=SHORTSTACK
ABBREV=DRAWING

DRAWING TITLE	
SCH, MLB, J40	
 Apple Inc.	DRAWING NUMBER
	051-8768
	SIZE
	D
	REVISION
	9.0.0
BRANCH	
PAGE	
1 OF 512	
SHEET	
1 OF 104	







SYMC MASTER-REFERENCE NO.8		SYMC DATE=11/23/2018	
PAGE TITLE			
Power Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8768
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	3 OF 512
		SHEET	3 OF 104





SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2010

PAGE TITLE		Revision History	
 Apple Inc.		DRAWING NUMBER	051-8768
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	5 OF 512
		SHEET	5 OF 104



SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
POWER CONN / FLOW			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8768		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	9.0.0		
	BRANCH		
	PAGE		
	6 OF 512		
	SHEET		
	6 OF 104		



D

C

B

A

D


C

B


A


USED FOR T29 IC


ZT0841
STDOFF-4.00D1.85H-SM





The diagram shows a circular component with a ground symbol connected to its left side. The ground symbol is a horizontal line with three downward-pointing lines of decreasing width.


SYMC MASTER=J408		SYMC DATE=12/30/2010	
PAGE TITLE			
SPECIFIC ALIASES, TABLES			
	Apple Inc.		DRAWING NUMBER 051-8768
			SIZE D
		REVISION 9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		8 OF 512	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		8 OF 104	
IV ALL RIGHTS RESERVED			





SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
MECHANICAL, GROUND VIAS			
 Apple Inc.	DRAWING NUMBER	051-8768	SIZE
	REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 512	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		9 OF 104	
IV ALL RIGHTS RESERVED			




















PAGE TITLE		
CPU DECOUPLING-I		
 Apple Inc.	DRAWING NUMBER	051-8768
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	16 OF 512
	SHEET	15 OF 104











D

C

B



A

D

C


B


A




PCH GROUNDS		
Apple Inc.	DRAWING NUMBER 051-8768	SIZE D
REVISION 9.0.0		BRANCH
PAGE 23 OF 512		SHEET 22 OF 104

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







BOM TABLE					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
338S0923	2	SMSC USB2513B	U2600,U2650	CRITICAL	USBHUB_2513B

NONREM MEANS NOT CUSTOMER REMOVABLE. THIS IS A DESIGNATION FOR SOFTWARE USE ONLY.		
NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2016

USB HUBS

Apple Inc.

051-8768

9.0.0

26 OF 512

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

System 25MHz Clock Generator

Low-Power 32kHz Source (not used)
Normal-Power 32kHz Source (not used)


GreenClk 25MHz Power

Ethernet XTAL Power
SB XTAL Power
T29 XTAL Power




J40 NOTE: WILL NOT BE USING RTC POWER OR CLK FEATURES OF THIS CHIP DUE TO EXTRA COIN CELL LOAD
Working with Silego on a simplified version without this support

COUGAR POINT (PCH) 25MHZ CRYSTAL INPUT



CAESAR IV (ENET) 25MHZ CRYSTAL INPUT



GREEN CLK

CLOCKS, CRYSTALS

Apple Inc.

DRAWING NUMBER 051-8768 SIZE D

REVISION 9.0.0


BRANCH

PAGE 27 OF 512

SHEET 26 OF 104

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


RTC Power Sources




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0062	BAT	COIN,LI/MAG,BR2032,3V,190MAH	BAT	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0074	511S0054	?	?	BATTERY HOLDER WITHOUT ALIGNMENT PEGS


PCH RTC Crystal




PCH S0 PWRGD



Platform Reset Connections



PCH Reset Button





RTIC SUPPORT, RESETS		DRAWING NUMBER	051-8768	SIZE	D
Apple Inc.		REVISION	9.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	28 OF 512	SHEET	27 OF 104
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.


ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	1	1	X	0	0	0
S3	4	0	0	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYMC PARTS REFERENCE WEB

SYMC DATE=11/23/2016

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER

051-8768

SIZE

D

REVISION

9.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH


PAGE

29 OF 512

SHEET

28 OF 104





SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2010

PAGE TITLE

DDR3 SO-DIMM Connector A-1

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8768

SIZE

D

REVISION

9.0.0


BRANCH

PAGE

31 OF 512

SHEET

30 OF 104




SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2010

PAGE TITLE

DDR3 Support

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8768

REVISION

9.0.0

BRANCH

PAGE

33 OF 512

SHEET

32 OF 104

D

C

B


A

D

C

B

A



Page Notes

Power aliases required by this page:

- PP3V3_S3_VREFMRGN
- PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- I2C_VREFDACS_SCL
- I2C_VREFDACS_SDA
- I2C_PCA9557D_SCL
- I2C_PCA9557D_SDA

BOM options provided by this page:


- VREFMRGN - Stuffs VREF Margining Circuitry.
- VREFMRGN_NOT - Bypasses VREF Margining Circuitry.


	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4		
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYMC PARTS REFERENCE PCB


SYMC DATE:11/23/2016

FSB/DDR3/FRAMEBUF Vref Margining		
Apple Inc.	DRAWING NUMBER	051-8768
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		34 OF 512
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		33 OF 104
IV ALL RIGHTS RESERVED		











Ethernet WAKE# Isolation

SYNC MASTER-REFERENCE MLB		SYNC DATE=11/30/2010	
PAGE TITLE			
ETHERNET SUPPORT			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8768	D
		REVISION	
		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		40 OF 512	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 104	
IV ALL RIGHTS RESERVED			



62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

PP1V5 S0 7 17 21 23 53 71 72 91


Power Aliases:
FW_FWPHY nets are PHY power, and for multi-port systems must come from bus power.
FWRS0_FWXIO nets are OHCI/PCIE power, and can be S0.
For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

PLACEMENT_NOTE=PLACE C4140 CLOSE TO U1400 (MCP)
PLACEMENT_NOTE=PLACE C4141 NEXT TO C4140.

PLACEMENT_NOTE=PLACE C4145 CLOSE TO U4100
PLACEMENT_NOTE=PLACE C4146 NEXT TO C4145.

Single-port:
PC[0:2] = '000'
Multiple-ports:
PC[0:2] = '100'
Alias =FWPHY_PC0
as appropriate

DS2 hard-strapped to 1,
page assumes no more than
2 FW800 connectors
Strap DSx high on unused ports.

SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
FW LLC/PHY (XIO2211B)			
	Apple Inc.		DRAWING NUMBER 051-8768
			REVISION 9.0.0
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
PAGE 41 OF 512			
SHEET 39 OF 104			

D

C

B


A

D


C

B

A




1394 PHY STRAPPING OPTIONS





THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED.NO STUFF MEANS THAT IT IS IN BILINGUL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.


THIS IS NOW ONE PORT ONLY AND HAVE POWER CODE "000"

Termination
PLACE CLOSE TO FIREWIRE PHY (U4100)




SYNCH MASTER=REFERENCE MLB		SYNCH DATE=11/23/2010	
PAGE TITLE		DRAWING NUMBER	
FW: 1394B MISC		051-8768	
 Apple Inc.		REVISION	SIZE
		9.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		42 OF 512	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 104	
IV ALL RIGHTS RESERVED			






PAGE TITLE		PAGE NUMBER	
USB EXTERNAL CONNECTORS		051-8768	
Apple Inc.		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		46 OF 512	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		43 OF 104	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RIGHT MOST LOOKING AT BACK OF SYSTEM







IR/LED BOARD CONNECTOR

SIL LED DRIVE CIRCUIT


Power Button Header


SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
IR/LED, PWR BTN			
	Apple Inc.	DRAWING NUMBER	051-8768
		SIZE	D
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	48 OF 512
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 104
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
SMC		DRAWING NUMBER	051-8768
 Apple Inc.		SIZE	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		9.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		49 OF 512	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		46 OF 104	



D

C

B

A

D


C

B


A


MATT CARD


LPC+SPI Connector





SPI Bus Series Termination



SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
LPC+ Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-8768
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 512
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 104
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
Voltage & Load Side Current Sensing			
 Apple Inc.	DRAWING NUMBER	051-8768	SIZE
	REVISION	9.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
	PAGE	53 OF 512	
	SHEET	50 OF 104	

J40I, J40S, AND J40

PSU CURRENT SENSE




CPU / DDR HIGH SIDE CURRENT SENSE / FILTER





DC-In Voltage Sense Enable & Filter


TURN ON DIVIDER ONLY IN S0.



PAGE TITLE		DRAWING NUMBER		SIZE
High Side Current Sensing		051-8768		D
Apple Inc.		REVISION		9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		54 OF 512
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		51 OF 104
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



SYNC MASTER=J40S		SYNC DATE=11/23/2010	
PAGE TITLE			
THERMAL SENSORS			
 Apple Inc.	DRAWING NUMBER	051-8768	SIZE
	REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 512
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 104
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		SYNC DATE=11/23/2010	
AUDIO:CODEC		DRAWING NUMBER	051-8768
Apple Inc.		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 512
		SHEET	53 OF 104

D

C

B


A

D

C

B

A




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S0309	3	CAP,TANT,POLY,4.7UF,20%,10V,SMD	C5700,C5702,C5703	CRITICAL	?

SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2010

AUDIO:LINE-IN

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8768

SIZE

D

REVISION

9.0.0

BRANCH

PAGE

57 OF 512

SHEET

54 OF 104

8

7

6

5

4

3

2

1

8

7

6


5


4


3

2

1









GROUND STUFF OPTIONS
PLACE CLOSE TO CONNECTORS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
113S0022	2	RES,ZERO OHM,0603	L6004,L6092	


RESISTER ON FERRITE PADS!!



SPEAKER CONNECTOR
APN 518S0519



PAGE TITLE		SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
DRAWING NUMBER		051-8768		SIZE	
REVISION		9.0.0		BRANCH	
PAGE		60 OF 512		SHEET	
57 OF 104					



MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256

FLP = 8.82 KHZ
FHP = 80 HZ

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	~SHDN CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_1	0X0A(D)
SPEAKER 1	0X04 (4)	0X04 (04)	0X0B (11)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (08)	0X10 (16)	N/A	0X0D(B)

COUGAR POINT OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	~SHDN CONTROL	DET ASSIGNMENT
HDMI OUT	N/A	-	-	N/A	N/A



CODEC INPUT SIGNAL PATHS

FUNCTION	GAIN/MUTE	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X05 (05)	0X0C (12)	N/A	0X0C(C)
EXT MIC IN	0X06 (6)	0X06 (06)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY
SPDIF IN	N/A	0X07 (07)	0X0F (15)	N/A	N/A


SYSTEM INT AND GPIO LINES

FUNCTION	
MIKEY ENABLE	SATA4GP/GPIO16
MIKEY INTERRUPT	PIRQG*/GPIO5
PERIPHERAL DETECT	PIRQF*/GPIO3

WRITE: 0X72 READ: 0X73



PLACE L6100/C6100 CLOSE TO Q6100/01/02/03



SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2010

AUDIO:JACK TRANSLATORS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8768


REVISION
9.0.0

BRANCH


PAGE
61 OF 512


SHEET
58 OF 104


LOW = DIGITAL (PLASTIC)
HIGH = ANALOG (METAL)




FAN CONTROL CIRCUIT







State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
STANDBY (S5)	1	0	0	0
AC POWER (G3NOT)	0	0	0	0




SYNC MASTER=REFERENCE MLB

SYNC DATE=11/23/2010

PAGE TITLE

POWER CONTROL CONT.

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-8768

REVISION
9.0.0

BRANCH

PAGE
69 OF 512

SHEET
63 OF 104



D

C

B


A

D

C

B

A



$VDDQ = VREFIN = 1.8V * RB / (RA + RB)$

OCP=27A NOM/19A MIN

$f = 400 \text{ kHz}$

$V_{out} = VDDQSNS / 2$

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S0979	1	TRA,FET,FAIRCHILD	Q7330	CRITICAL	FET_SET_A:FAIRCHILD
376S0874	1	TRA,FET,FAIRCHILD	Q7335	CRITICAL	FET_SET_A:FAIRCHILD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S0964	1	TRA,FET,RENESAS	Q7330	CRITICAL	FET_SET_A:RENESAS
376S0965	1	TRA,FET,RENESAS	Q7335	CRITICAL	FET_SET_A:RENESAS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-3109	1	COMP SET,FETS,FAIRCHILD	CSET1	CRITICAL	FET_SET_A:USE_PHANTOMS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-3110	085-3109	FET_SET_A:USE_PHANTOMS	CSET1	COMP SET,FETS,RENESAS

SYMC PART#-REFERENCE N/A

SYMC DATE:11/23/2016

DDR 1.5V VR

Apple Inc.

DRAWING NUMBER051-8768

REVISION9.0.0

BRANCH

PAGE73 OF 512

SHEET66 OF 104

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED





VR - CPU Vcore OUTPUT PHASES		
 Apple Inc.	DRAWING NUMBER	051-8768
	REVISION	9.0.0
	BRANCH	
	PAGE	75 OF 512
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 68 OF 104








SYNC MASTER=J401		SYNC DATE=12/02/2010	
PAGE TITLE			
VR - 1.05V S0			
 Apple Inc.		DRAWING NUMBER	051-8768
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	9.0.0
		BRANCH	
		PAGE	77 OF 512
		SHEET	70 OF 104





SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
PSU CONNECTOR, MISC CAPS			
 Apple Inc.		DRAWING NUMBER	051-8768
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	9.0.0
		BRANCH	
		PAGE	79 OF 512
		SHEET	72 OF 104





Page Notes

Power aliases required by this page:


- =PPVIN_SW_T29BST (8-13V Boost Input)
- =PP18V_T29_REG (18V Boost Output)
- =PP3V3_T29_P3V3T29FET (3.3V FET Input)
- =PP3V3_T29_FET (3.3V FET Output)
- =PP3V3_S0_T29PWRCTL
- =PP1V05_T29_P1V05T29FET (1.05V FET Input)
- =PP1V05_T29_FET (1.05V FET Output)

Signal aliases required by this page:


- =T29_CLKREQ_L
- =T29_RESET_L

BOM options provided by this page:

T29BST:Y - Stuffs 18V boost circuitry.




Supervisor & CLKREQ# Isolation




3.3V T29 Switch

Max Current = 1.7A (85C)



1.05V T29 Switch


Max Current = 3.4A (85C)



U9210 & U9215/U9216

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max



Max Output: 2A per IC




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-2254	1	FRAME,EMI SHIELD,TB,J40	SH9200	CRITICAL	?

DP/T29 Bias Filters

Prevents high-frequency coupling between 1.5K bias resistors.



SYNC MASTER=J40S		SYNC DATE=11/23/2010	
PAGE TITLE			
T29 Power Support			
 Apple Inc.		DRAWING NUMBER	051-8768
		SIZE	D
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		92 OF 512	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		76 OF 104	

D

C

B

A

D


C


B


A


8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1



SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
HDMI SHIFTER			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8768	D
		REVISION	
		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		97 OF 512	
		SHEET	
		79 OF 104	



SYNC MASTER=REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
HDMI CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8768	D
		REVISION	
		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		98 OF 512	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		80 OF 104	
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGT_L	*	=STANDARD	?
CPU_BMIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP, BOTTOM	=2x_DIELECTRIC	?
CPU_VID	*	0.457 MM	?

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: HR PDG section 4.1.9, PDDG section 2.5.1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?






























SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP, BOTTOM	=4X_DIELECTRIC	?


CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI_S2N P<3:0>	10 18
DMI_S2N	PCIE_85D	PCIE	DMI_S2N N<3:0>	10 18
DMI_N2S	PCIE_85D	PCIE	DMI_N2S P<3:0>	10 18
DMI_N2S	PCIE_85D	PCIE	DMI_N2S N<3:0>	10 18
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU P	11 17
	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU N	11 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA P<7:0>	8 18
FDI_DATA	PCIE_85D	PCIE	FDI_DATA N<7:0>	8 18
	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>	8 18
	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>	8 18
	CPU_50S	CPU_AGTL	FDI_INT	8 18
	CPU_50S	CPU_VID	CPU_VCCSA_VID<1>	13 64
	CPU_50S	CPU_VID	CPU_VIDALERT_L	13 67
	CPU_50S	CPU_VID	CPU_VIDALERT_L_R	13
	CPU_50S	CPU_VID	CPU_VIDSCLK	13 67
	CPU_50S	CPU_VID	CPU_VIDSCLK_R	13
	CPU_50S	CPU_VID	CPU_VIDSOUT	13 67
	CPU_50S	CPU_VID	CPU_VIDSOUT_R	13
CPU_PECT	CPU_50S	PCIE	CPU_PECI	11 20 46
	CPU_50S	PCIE	CPU_PECI_R	46
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	11 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	11 18 26
CPU_SM_RCOMP	CPU_27E4S	CPU_COMP	CPU_SM_RCOMP<2..0>	11
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<11..0>	10 24
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..16>	10
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	6 11
	CPU_50S	CPU_AGTL	CPU_PROC_SEL_L	11 18
	CPU_50S	CPU_AGTL	CPU_VTTSELECT	
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	11 47 67
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	11 20 24
PM_THERMTRIP_L	CPU_50S	CPU_BMTL	PM_THERMTRIP_L	11 20
	CPU_55S	CPU_BMTL	CPU_PSI_L	
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM_DPRSLEVR	
	CPU_27E4S	CPU_COMP	CPU_PEG_COMP	10
	CPU_27E4S	CPU_COMP	CPU_PEG_RBIAS	
CPU_COMP	CPU_27E4S	CPU_COMP	CPU_COMP3	
CPU_COMP	CPU_27E4S	CPU_COMP	CPU_COMP2	
CPU_COMP	CPU_27E4S	CPU_COMP	CPU_COMP1	
CPU_COMP	CPU_27E4S	CPU_COMP	CPU_COMP0	
CPU_VCCSENSE	CPU_27E4S	CPU_VCCSENSE	CPU_VCCSENSE_P	13 67
CPU_VCCSENSE	CPU_27E4S	CPU_VCCSENSE	CPU_VCCSENSE_N	13 67
CPU_VCCSENSE	CPU_27E4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	13 70
CPU_VCCSENSE	CPU_27E4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	13 70
CPU_VCCSENSE	CPU_27E4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	13 67
CPU_VCCSENSE	CPU_27E4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	13 67
	CPU_27E4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	10
	CPU_27E4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	10
	CPU_27E4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	10
	CPU_27E4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	10
	CPU_55S	CPU_BMTL	GFX_VID<6..0>	
PM_DPRSLEVR	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	
	CPU_50S	CPU_AGTL	GFX_VP_EN	
	CPU_50S	CPU_AGTL	GFXIMVP_IMON	
	PCIE_85D	PCIE	PEG_R2D_P<7..0>	
	PCIE_85D	PCIE	PEG_R2D_N<7..0>	
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_C_P<7..0>	
	PCIE_85D	PCIE	PEG_R2D_C_N<7..0>	
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_P<7..0>	
	PCIE_85D	PCIE	PEG_D2R_N<7..0>	
	PCIE_85D	PCIE	PEG_D2R_C_P<7..0>	
	PCIE_85D	PCIE	PEG_D2R_C_N<7..0>	

PEG CLOCK ON PP103 WITH PCIE CONSTRAINTS.

XDP Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	XDP_BPM	CPU_50S	CPU_1TP	XDP BPM L<3..0>	11 24
	XDP_BPM_L	CPU_50S	CPU_1TP	XDP BPM L<7..4>	11 24
	CPU_CFG	CPU_50S	CPU_1TP	XDP CPURST L	24
	XDP_PRDY_L	CPU_50S	CPU_1TP	XDP CPU PRDY L	11 24
	XDP_PREQ_1	CPU_50S	CPU_1TP	XDP CPU PREQ L	11 24
	XDP_TDI	CPU_50S	CPU_1TP	XDP CPU TDI	11 24
	XDP_TDO	CPU_50S	CPU_1TP	XDP CPU TDO	11 24
	XDP_TMS	CPU_50S	CPU_1TP	XDP CPU TMS	11 24
	XDP_TCK	CPU_50S	CPU_1TP	XDP CPU TCK	11 24
	XDP_TEST_I	CPU_50S	CPU_1TP	XDP CPU TRST L	11 24
		CPU_50S	CPU_1TP	XDP PCH TCK	17 24
		CPU_50S	CPU_1TP	XDP PCH TDI	17 24
		CPU_50S	CPU_1TP	XDP PCH TDO	17 24
		CPU_50S	CPU_1TP	XDP PCH TMS	17 24
		CPU_50S	CPU_1TP	XDP TDI	24
		CPU_50S	CPU_1TP	XDP TDO	24
		CPU_50S	CPU_1TP	XDP TMS	24
	XDP_CPU_PWRGOOD	CPU_50S	CPU_1TP	XDP CPU PWRGD	24
	XDP_BDRESET_I	CPU_50S	CPU_1TP	XDP BDRESET L	11 24 25
		CPU_50S	CPU_1TP	XDP PRESENT L	24
		CPU_50S	CPU_1TP	XDP RES RL	24
		CPU_50S	CPU_1TP	XDP CPU PWRBTN L	24
		CPU_50S	CPU_1TP	XDP VR READY	24
	XDP_CLK_CPU	CLK_PCTE_90D	CLK_PCTE	ITPCPU CLK100M_P	11 17
	XDP_CLK_CPU	CLK_PCTE_90D	CLK_PCTE	ITPCPU CLK100M_N	11 17
	XDP_CLK_ECH	CLK_PCTE_90D	CLK_PCTE	ITPXDPC CLK100M_P	17 24
	XDP_CLK_ECH	CLK_PCTE_90D	CLK_PCTE	ITPXDPC CLK100M_N	17 24
	XDP_CLK_IPT	CLK_PCTE_90D	CLK_PCTE	XDP CPU CLK100M_P	24
	XDP_CLK_IPT	CLK_PCTE_90D	CLK_PCTE	XDP CPU CLK100M_N	24

SYNC MASTER-REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
CPU Constraints			
 Apple Inc.		DRAWING NUMBER	051-8768
		SIZE	D
		REVISION	9.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	100 OF 512
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED		SHEET	81 OF 104

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
DP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TMDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=4:1_SPACING	?	DISPLAYPORT	TOP,BOTTOM	=4:1_SPACING	?
TMDS	*	=4:1_SPACING	?	TMDS	TOP,BOTTOM	=4:1_SPACING	?

SOURCE: HR PDG, TABLES 191,193, Radeon TRM section 7.7.1
PER ANIL: MODIFIED DP CONNECTOR NEEDS 90 OHMS. MEASURE PROTO BOARD AND ADJUST IF NEEDED.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193


























































USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD1 D2R CONN N 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD1 D2R CONN P 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD1 D2R N 17 42
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD1 D2R P 17 42
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD1 R2D CONN N 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD1 R2D CONN P 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD1 R2D C N 17 42
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD1 R2D C P 17 42
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD2 D2R CONN N 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD2 D2R CONN P 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD2 D2R N 17 42
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD2 D2R P 17 42
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD2 R2D CONN N 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD2 R2D CONN P 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD2 R2D C N 17 42
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD2 R2D C P 17 42
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD1 D2R DF N 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD1 D2R DF P 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD1 R2D DF N 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD1 R2D DF P 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD2 D2R DF N 42 91
 SATA_HDD_D2R	SATA_90D	SATA	SATA HDD2 D2R DF P 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD2 R2D DF N 42 91
 SATA_HDD_R2D	SATA_90D	SATA	SATA HDD2 R2D DF P 42 91
 PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH SATA3COMP 17
 PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH SATAICOMP 17
 PCH_USB_RBIA5	PCH_USB_RBIA5	USB_RBIA5	PCH USB RBIA5 19
 USB_HUB1_UP	USB_85D	USB	USB HUB1 UP N 19 26
 USB_HUB1_UP	USB_85D	USB	USB HUB1 UP P 19 26
 USB_HUB2_UP	USB_85D	USB	USB HUB2 UP N 19 26
 USB_HUB2_UP	USB_85D	USB	USB HUB2 UP P 19 26
 USB_EXT_A	USB_85D	USB	USB EXT_A N 25 43
 USB_EXT_A	USB_85D	USB	USB EXT_A P 25 43
 USB_EXT_B	USB_85D	USB	USB EXT_B N 25 43
 USB_EXT_B	USB_85D	USB	USB EXT_B P 25 43
 USB_EXT_C	USB_85D	USB	USB EXT_C N 25 43
 USB_EXT_C	USB_85D	USB	USB EXT_C P 25 43
 USB_EXT_D	USB_85D	USB	USB EXT_D N 25 43
 USB_EXT_D	USB_85D	USB	USB EXT_D P 25 43
 USB_PORT0	USB_85D	USB	USB PORT0 N 43
 USB_PORT0	USB_85D	USB	USB PORT0 P 43
 USB_PORT1	USB_85D	USB	USB PORT1 N 43
 USB_PORT1	USB_85D	USB	USB PORT1 P 43
 USB_PORT2	USB_85D	USB	USB PORT2 N 43
 USB_PORT2	USB_85D	USB	USB PORT2 P 43
 USB_PORT3	USB_85D	USB	USB PORT3 N 43
 USB_PORT3	USB_85D	USB	USB PORT3 P 43
 USB_IR	USB_85D	USB	USB IR N 25 44
 USB_IR	USB_85D	USB	USB IR P 25 44
 USB_IR	USB_85D	USB	USB IR R N 44
 USB_IR	USB_85D	USB	USB IR R P 44
 USB_BT	USB_85D	USB	USB BT N 26 36
 USB_BT	USB_85D	USB	USB BT P 26 36
 USB_BT	USB_85D	USB	USB BT CONN N 35 91
 USB_BT	USB_85D	USB	USB BT CONN P 35 91
 USB_BT	USB_85D	USB	USB B MUXED N 43
 USB_BT	USB_85D	USB	USB B MUXED P 43

DP Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP 90D	DISPLAYPORT	DP AUX CH CK N
		DP 90D	DISPLAYPORT	DP AUX CH CK P
		DP 90D	DISPLAYPORT	DP AUX CH C N
		DP 90D	DISPLAYPORT	DP AUX CH C P
		T29DP 90D	T29DP	DP A EXT AUXCH N
		T29DP 90D	T29DP	DP A EXT AUXCH P
		DP 90D	DISPLAYPORT	DP EXTA AUXCH C N
		DP 90D	DISPLAYPORT	DP EXTA AUXCH C P
		DP 90D	DISPLAYPORT	DP EXTA AUXCH N
		DP 90D	DISPLAYPORT	DP EXTA AUXCH P
		DP 90D	DISPLAYPORT	DP EXTA DDC CLK AUX P
		DP 90D	DISPLAYPORT	DP EXTA DDC DATA AUX N
		DP 55S	DISPLAYPORT	DP EXTA DDC CLK
		DP 55S	DISPLAYPORT	DP EXTA DDC DATA
		DP 55S	DISPLAYPORT	DP EXTA HPD
		DP 90D	DISPLAYPORT	DP T29SNK0 AUXCH C N
		DP 90D	DISPLAYPORT	DP T29SNK0 AUXCH C P
		DP 90D	DISPLAYPORT	DP T29SNK0 AUXCH N
		DP 90D	DISPLAYPORT	DP T29SNK0 AUXCH P
		DP 90D	DISPLAYPORT	DP EXTA ML C N<3..0>
		DP 90D	DISPLAYPORT	DP EXTA ML C P<3..0>
		DP 90D	DISPLAYPORT	DP EXTA ML N<3..0>
		DP 90D	DISPLAYPORT	DP EXTA ML P<3..0>
		DP 90D	DISPLAYPORT	DP ML CK N<3..0>
		DP 90D	DISPLAYPORT	DP ML CK P<3..0>
		DP 90D	DISPLAYPORT	DP ML C N<3..0>
		DP 90D	DISPLAYPORT	DP ML C P<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK1 AUXCH C N
		DP 90D	DISPLAYPORT	DP T29SNK1 AUXCH C P
		DP 90D	DISPLAYPORT	DP T29SNK1 AUXCH N
		DP 90D	DISPLAYPORT	DP T29SNK1 AUXCH P
		DP 90D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK0 ML N<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK0 ML P<3..0>
		DP 55S	DISPLAYPORT	DP T29SNK0 DDC CLK
		DP 55S	DISPLAYPORT	DP T29SNK0 DDC DATA
		DP 55S	DISPLAYPORT	DP T29SNK0 HPD
		DP 90D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK1 ML N<3..0>
		DP 90D	DISPLAYPORT	DP T29SNK1 ML P<3..0>
		DP 55S	DISPLAYPORT	DP T29SNK1 HPD

HDMI Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
	TMDS_100D	TMDS	HDMI CLK CONN N	60
	TMDS_100D	TMDS	HDMI CLK CONN P	60
	TMDS_85D	TMDS	HDMI CLK C N	6 79
	TMDS_85D	TMDS	HDMI CLK C P	6 79
	TMDS_85D	TMDS	HDMI CLK LS N	79
	TMDS_85D	TMDS	HDMI CLK LS P	79
	TMDS_100D	TMDS	HDMI CLK N	79
	TMDS_100D	TMDS	HDMI CLK P	79
	TMDS_100D	TMDS	HDMI DATA CONN N<2..0>	80
	TMDS_100D	TMDS	HDMI DATA CONN P<2..0>	80
	TMDS_85D	TMDS	HDMI DATA C N<2..0>	6 79
	TMDS_85D	TMDS	HDMI DATA C P<2..0>	6 79
	TMDS_85D	TMDS	HDMI DATA LS N<2..0>	79
	TMDS_85D	TMDS	HDMI DATA LS P<2..0>	79
	TMDS_100D	TMDS	HDMI DATA N<2..0>	79
	TMDS_100D	TMDS	HDMI DATA P<2..0>	79
	TMDS_55S	TMDS	HDMI LS_SCL	6 79
	TMDS_55S	TMDS	HDMI LS_SDA	6 79
	TMDS_55S	TMDS	HDMI LS_HPD	6 79

SYMC MASTER-REFERENCE MLB		SYMC DATE=11/23/2010	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-8768	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		9.0.0	
BRANCH		PAGE	
		102 OF 512	
		SHEET	
		83 OF 104	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	= 2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	= 2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL		SPACING		
		NET_TYPE				
	LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	17	46 48
1230		LPC_50S	LPC	LPC_R_AD<3..0>	17	
	LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	17	46 48
		LPC_50S	LPC	LPC_FRAME_R_L	27	46
1234	LPC_RESET_L	LPC_50S	LPC	LPCPLUS_RESET_L	27	48
	PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19	27
		CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	27	46
		CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	27	48
1236		CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS_R	19	27
1238		SMB_50S	SMB	SMB_PCH_STR_SCL	49	
1239		SMB_50S	SMB	SMB_PCH_STR_SDA		
1240		SMB_50S	SMB	SMB_PCH_DIMM_SCL	49	
1241		SMB_50S	SMB	SMB_PCH_DIMM_SDA	49	
1242		SMB_50S	SMB	SMB_PCH_MKY_SCL	49	
1243		SMB_50S	SMB	SMB_PCH_MKY_SDA	49	
1244		SMB_50S	SMB	SMB_PCH_VRF_SCL	49	
1245		SMB_50S	SMB	SMB_PCH_VRF_SDA	49	
	SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17	48
		SMB_50S	SMB	SMBUS_PCH_DATA	17	49
	SMBUS_PCH_0_CLK	SMB_50S	SMB	SMB_PCH_XDP_SCL	49	
		SMB_50S	SMB	SMB_PCH_XDP_SDA	49	
		SMB_50S	SMB	SML_PCH_I_CLK	17	49
		SMB_50S	SMB	SML_PCH_I_DATA	17	49
	SPI_CLK	SPT_55S	SPT	SPI_CLK_R	17	48
		SPT_55S	SPT	SPI_CLK	48	91
	SPI_MOST	SPT_55S	SPT	SPI_MOST_R	17	48
		SPT_55S	SPT	SPI_MOST	48	91
	SPI_MISO	SPT_55S	SPT	SPI_MISO	17	48 91
	SPT_CS0	SPT_55S	SPT	SPI_CS0_R_L	17	48
		SPT_55S	SPT	SPI_CS0_L	48	91
	HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17	53
		HDA_50S	HDA	HDA_BIT_CLK_R	17	
	HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17	53
		HDA_50S	HDA	HDA_SYNC_R	17	
	HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	17	
		HDA_50S	HDA	HDA_RST_L	17	53
	HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17	53
		HDA_50S	HDA	AUD_SDI_R	53	
	HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17	53
		HDA_50S	HDA	HDA_SDOUT_R	17	
1255		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	17	
1256		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	17	
1257		CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	17	
1258		CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	17	
1259		CEU_50S	CLK_PCIE	PCH_CLK14P3M_REFCLK	17	
1260		CEU_50S	CLK_PCIE	PCH_CLK33M_PCIIN	17	27

		PCIE_85D	PCIE	PCIE_ENET_R2D_P	37
		PCIE_85D	PCIE	PCIE_ENET_R2D_N	37
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	17 37
		PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	17 37
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	17 37
		PCIE_85D	PCIE	PCIE_ENET_D2R_N	17 37
		PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	37
		PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	37
		PCIE_85D	PCIE	PCIE_AP_R2D_P	35 91
		PCIE_85D	PCIE	PCIE_AP_R2D_N	35 91
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 35
		PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 35
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	17 35 91
		PCIE_85D	PCIE	PCIE_AP_D2R_N	17 35 91
		PCIE_85D	PCIE	PCIE_FW_R2D_P	39
		PCIE_85D	PCIE	PCIE_FW_R2D_N	39
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	17 39
		PCIE_85D	PCIE	PCIE_FW_R2D_C_N	17 39
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	17 39
		PCIE_85D	PCIE	PCIE_FW_D2R_N	17 39
		PCIE_85D	PCIE	PCIE_FW_D2R_C_P	39
		PCIE_85D	PCIE	PCIE_FW_D2R_C_N	39
935		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	17
936		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	17
937	PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	17 74
938		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N	17 74
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	8 17
		CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	8 17
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	17 37
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	17 37
939	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	35 91
940		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	35 91
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	17 35
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	17 35
	PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	17 39
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	17 39
941	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3...0>	8 74
942	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3...0>	8 74
943	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_P<3...0>	74
944	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_N<3...0>	74
945	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_P<3...0>	8 74
946	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_N<3...0>	8 74
947	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3...0>	74
948	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3...0>	74

SYNCH MASTER-REFERENCE MLB		SYNCH DATE=11/23/2010	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER	051-8768
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	9.0.0
		BRANCH	
		PAGE	103 OF 512
		SHEET	84 OF 104

ETHERNET CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	= 3 : 1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	0.6 MM	?	ENET_HV	*	*	2KV_SPACING
2KV_SPACING	*	0.50 MM	100	ENET_HV	ENET_HV	*	ENET_MDI
2KV_SPACING	TOP,BOTTOM	1.27 MM	100				

NOTE: 2.2kV isolation needed on all primary-side ethernet signals. Min 1.27mm separation from all other copper on the board!

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD











SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

FireWire Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	= 3 : 1 _SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		ENET_50S	ENET_3X	BCM5764 CLK25M XTALI	26 37
		ENET_50S	ENET_3X	BCM5764 CLK25M XTALO	26 37
		ENET_50S	ENET_3X	ENET RESET L	27 34
	ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3..0>	36 37
		ENET_100D	ENET_MDI	ENET MDI N<3..0>	36 37
					
		ENET_100D	ENET_HV	ENET MDI TRAN N<3..0>	36
		ENET_100D	ENET_HV	ENET MDI TRAN P<3..0>	36
		ENET_50S	ENET_HV	ENET CENTER TAP<3..0>	36
			ENET_HV	ENET CMODE REF	36

High-voltage isolated
ethernet signals.

SD Interface Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
SD55S		SD 55S	SD INTERFACE	SDCONN CLK 34 37 91
SD55S		SD 55S	SD INTERFACE	SDCONN CLK FF 34
SD55S		SD 55S	SD INTERFACE	SDCONN CMD 34 37 91
SD55S		SD 55S	SD INTERFACE	SDCONN DATA<7..0> 34 37 91
SD55S		SD 55S	SD INTERFACE	SDCONN CLK R 34
SD55S		SD 55S	SD INTERFACE	SDCONN CMD R 34
SD55S		SD 55S	SD INTERFACE	SDCONN DATA R<7..0> 34
SD55S		SD 55S	SD INTERFACE	ENET CR CLK 37
SD55S		SD 55S	SD INTERFACE	ENET CR CMD 37
SD55S		SD 55S	SD INTERFACE	ENET CR DATA<7..0> 37
SD55S		SD 55S	SD INTERFACE	SDCONN ^{FF} CLK 34
SD55S		SD 55S	SD INTERFACE	SDCONN ^{FF} CLK FF 34

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
FW_P1_TPA	FW_P1_TPA	FW_110D	FW_TP	FW_P0_TPA_L_N
FW_P0_TPA_L_P		FW_110D	FW_TP	FW_P0_TPA_L_P
FW_P0_TPB_L_N	FW_P1_TPB	FW_110D	FW_TP	FW_P0_TPB_L_N
FW_P0_TPB_L_P		FW_110D	FW_TP	FW_P0_TPB_L_P
FW_PORT0_TPAL_N		FW_110D	FW_TP	FW_PORT0_TPAL_N
FW_PORT0_TPAL_P		FW_110D	FW_TP	FW_PORT0_TPAL_P
FW_PORT0_TPA_N		FW_110D	FW_TP	FW_PORT0_TPA_N
FW_PORT0_TPA_P		FW_110D	FW_TP	FW_PORT0_TPA_P
FW_PORT0_TPBL_N		FW_110D	FW_TP	FW_PORT0_TPBL_N
FW_PORT0_TPBL_P		FW_110D	FW_TP	FW_PORT0_TPBL_P
FW_PORT0_TPB_N		FW_110D	FW_TP	FW_PORT0_TPB_N
FW_PORT0_TPB_P		FW_110D	FW_TP	FW_PORT0_TPB_P
CLK98M_FW_XI		50_OHM_SE	CLK_PCIE	CLK98M_FW_XI
CLK98M_FW_XI_R		50_OHM_SE	CLK_PCIE	CLK98M_FW_XI_R

Port 0 and 2 Not Used

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP, BOTTOM	=7x_DIELECTRIC	?


SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

		NET TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
</			

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	T29_R2D0	T29DP 90D	T29DP	T29 R2D P<0>
	T29_R2D0	T29DP 90D	T29DP	T29 R2D N<0>
	T29_R2D1	T29DP 90D	T29DP	T29 R2D P<1>
	T29_R2D1	T29DP 90D	T29DP	T29 R2D N<1>
	T29_D2R0	T29DP 90D	T29DP	T29 D2R C P<0>
	T29_D2R0	T29DP 90D	T29DP	T29 D2R C N<0>
	T29_D2R1	T29DP 90D	T29DP	T29 D2R C P<1>
	T29_D2R1	T29DP 90D	T29DP	T29 D2R C N<1>
		T29DP 90D	T29DP	T29 R2D C F P<1..0>
		T29DP 90D	T29DP	T29 R2D C F N<1..0>
		T29DP 90D	T29DP	T29DPA D2R1 AUXCH P
		T29DP 90D	T29DP	T29DPA D2R1 AUXCH N
		T29DP 90D	T29DP	DP SDRVA ML C P<3..0>
		T29DP 90D	T29DP	DP SDRVA ML C N<3..0>
		T29DP 90D	T29DP	DP SDRVA ML R P<3..0>
		T29DP 90D	T29DP	DP SDRVA ML R N<3..0>
		T29DP 90D	T29DP	DP SDRVA ML P<2>
		T29DP 90D	T29DP	DP SDRVA ML N<2>
	DP_SDRVA_ML	T29DP 90D	T29DP	DP SDRVA ML P<3>
	DP_SDRVA_ML	T29DP 90D	T29DP	DP SDRVA ML N<3>
		T29DP 90D	T29DP	DP SDRVA ML P<0>
		T29DP 90D	T29DP	DP SDRVA ML N<0>
	DP_SDRVA_ML	T29DP 90D	T29DP	DP SDRVA ML P<1>
	DP_SDRVA_ML	T29DP 90D	T29DP	DP SDRVA ML N<1>
	DP_SDRVA_AUXCH	T29DP 90D	T29DP	DP SDRVA AUXCH P
	DP_SDRVA_AUXCH	T29DP 90D	T29DP	DP SDRVA AUXCH N
		T29DP 90D	T29DP	DP SDRVA AUXCH C P
		T29DP 90D	T29DP	DP SDRVA AUXCH C N
		T29DP 90D	T29DP	T29DPA ML P<3..0>
		T29DP 90D	T29DP	T29DPA ML N<3..0>
		T29DP 90D	T29DP	T29DPA ML C P<3..0>
		T29DP 90D	T29DP	T29DPA ML C N<3..0>
		T29DP 90D	T29DP	DP A EXT AUXCH P
		T29DP 90D	T29DP	DP A EXT AUXCH N
		T29DP 90D	T29DP	T29DPA D2R1 AUXCH CC P
		T29DP 90D	T29DP	T29DPA D2R1 AUXCH CC N
		T29DP 90D	T29DP	T29 D2R CC P<0>
		T29DP 90D	T29DP	T29 D2R CC N<0>

SYNC MASTER-REFERENCE MLB		SYNC DATE=11/23/2010	
PAGE TITLE			
T29 Constraints			
	Apple Inc.		DRAWING NUMBER 051-8768
			SIZE D
		REVISION 9.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE 105 OF 512	
		SHEET 86 OF 104	

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div></div> SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL4649
<div></div>	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA4649
<div></div> SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL4649
<div></div>	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA4649
<div></div> SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL4649
<div></div>	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA4649
<div></div> SMBUS_SMC_BSA_SCL	SMB_50S	SMB	ENET_ASF_SMB_CLK3749
<div></div>	SMB_50S	SMB	ENET_ASF_SMB_DATA3749
<div></div> SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL4649
<div></div>	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA4649
<div>188</div>	SMB_50S	SMB	SMB_SMC_B_STR_SCL49
<div>188</div>	SMB_50S	SMB	SMB_SMC_B_STR_SDA49
<div>188</div>	SMB_50S	SMB	SMB_SMC_B_TSN_SCL49
<div>188</div>	SMB_50S	SMB	SMB_SMC_B_TSN_SDA49

GDDR5 Frame Buffer Signal Constraints







PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 A<8..0>
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 A<8..0>
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 ABI L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 ABI L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 RAS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 RAS L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CAS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CAS L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 WE L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 WE L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CKE L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CKE L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CS L
	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
5135	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
5136	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
5137	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
5138	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
5139	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
5140	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
5141	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
5142	FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
5143	FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
5144	FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
5145	FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
5146	FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
5147	FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
5148	FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
5149	FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<0>
	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<0>
	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<1>
	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<1>
	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<0>
	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<0>
	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<1>
	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<1>
	FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7..0>
	FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15..8>
	FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23..16>
	FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31..24>
	FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7..0>
	FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15..8>
	FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23..16>
	FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31..24>
	FB_AB_RESET	GDDR5_45R50SE	GDDR5_CMD	FB RESET L

Whistler Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M
	GPU_CLK100M	CLK_SLOW_55S	CLK_SLOW	GPU_CLK100M
		100_OHM_DIFF	3X_DIELECTRIC	GPU_CLK_TEST_N
		100_OHM_DIFF	3X_DIELECTRIC	GPU_CLK_TEST_P
	DP_AUX_CH	DP_90D	DISPLAYPORT	DP_EG_AUX_CH_P
		DP_90D	DISPLAYPORT	DP_EG_AUX_CH_N

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1TO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1TO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	= 2 : 1_SPACING	?
THERM	*	= 2 : 1_SPACING	?
AUDIO	*	= 2 : 1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	= STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	2.54 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	2.54 MM OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	12.7 MM OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	2.54 MM OVERRIDE	OVERRIDE	OVERRIDE







Breakout Constraint Overrides

Alternate diffpair width/gap through BGA fanout areas

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_PCIE_90D	BGA	100_DIFF_BGA
DP_90D	BGA	100_DIFF_BGA
TMDS_85D	BGA	TMDS_85D
ENET_100D	BGA	100_DIFF_BGA
FW_110D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
PCIE_85D	BGA	PCIE_85D
MEM_85D	BGA	MEM_85D
USB_85D	BGA	USB_85D
GDDR5_80D	BGA	GDDR5_80D











NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA	BGA_P075
MEM_50S	BGA	BGA_P075

J40* SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS_P	50 64
	SENSE_1T01_55S	SENSE	VCCSAS0_CS_N	50 64
 SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_P	50 70
	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_N	50 70
 SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_GPU_P	
	SENSE_1T01_55S	SENSE	ISNS_HS_GPU_N	

J40* SPECIFIC NET PROPERTIES

[illegible]

ELECTRICAL_CONSTRAINT_SET		NET_TYPE				
		PHYSICAL	SPACING			
	SENSE_DIFFPAIR	THERM	1T01_55S	THERM	CPUTHMSNS D2 P	
		THERM	1T01_55S	THERM	CPUTHMSNS D2 N	
	SENSE_DIFFPAIR	THERM	1T01_55S	THERM	CPU THERMD P	10 52
		THERM	1T01_55S	THERM	CPU THERMD N	10 52
	SENSE_DIFFPAIR	THERM	1T01_55S	THERM	GPUTHMSNS D P	
		THERM	1T01_55S	THERM	GPUTHMSNS D N	
	SENSE_DIFFPAIR	THERM	1T01_55S	THERM	GPU TDIODE P	
		THERM	1T01_55S	THERM	GPU TDIODE N	
	SENSE_DIFFPAIR	THERM	1T01_55S	THERM	T29 THERMD P	
		THERM	1T01_55S	THERM	T29 THERMD N	

J40* 12 LAYER BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	0.154 MM	0.154 MM	=STANDARD	0.200 MM	0.200 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.105 MM	0.105 MM	=STANDARD	0.120 MM	0.120 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.110 MM	0.090 MM	=STANDARD	0.180 MM	0.180 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.090 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.065 MM	0.065 MM	=STANDARD	0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3,ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9,ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_P075	TOP	Y	0.110 MM	0.080 MM	10 MM		
BGA_P075	BOTTOM	Y	0.110 MM	0.073 MM	10 MM		


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

NOTE: Based on K92 mlb stackup.

SYNCH MASTER=REFERENCE MLB		SYNCH DATE=11/23/2010	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NO.	SIZE
		051-8768	D
REVISION		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		109 OF 512	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		90 OF 104	
IV ALL RIGHTS RESERVED			



D

C

B


A

D

C


B

A



LAST SCHEMATIC PAGE.

FORCES CROSS REFERENCE PAGES TO COME AFTER THIS.
SKIPS ANY TEMPORARY PAGES I MIGHT MAKE.

PAGE TITLE LAST SCHEMATIC PAGE		
 Apple Inc.	DRAWING NUMBER 051-8768	SIZE D
	REVISION 9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE 500 OF 512	
	SHEET 92 OF 104	

8				7				6				5				4				3				2				1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
D	ENET_MDI_N<1>			ENET_MDI_N<1> - @mib.lib.MLB			36C8 37C3	ENET_MDI_N<2>			ENET_MDI_N<2> - @mib.lib.MLB			36C8 37C3	ENET_MDI_N<3>			ENET_MDI_N<3> - @mib.lib.MLB			3688 37B3	ENET_MDI_P<0>			ENET_MDI_P<0> - @mib.lib.MLB			36C8 37C3	ENET_MDI_P<3..0>			ENET_MDI_P<3..0> - @mib.lib.MLB			85D3	ENET_MDI_P<1>			ENET_MDI_P<1> - @mib.lib.MLB			36C8 37C3	ENET_MDI_P<2>			ENET_MDI_P<2> - @mib.lib.MLB			36C8 37C3	ENET_MDI_P<3>			ENET_MDI_P<3> - @mib.lib.MLB			3688 37C3	ENET_MDI_TRAN_N<0>			ENET_MDI_TRAN_N<0> - @mib.lib.MLB			36B3	ENET_MDI_TRAN_N<3..0>			ENET_MDI_TRAN_N<3..0> - @mib.lib.MLB			85D3	>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											

